LOG IN or SELECT A PURCHASE OPTION:
J. Appl. Phys. 109, 103903 (2011); http://dx.doi.org/10.1063/1.3585849 (8 pages)
Ultra-low-power superconductor logic
(Received 25 January 2011; accepted 31 March 2011; published online 17 May 2011)
© 2011 American Institute of Physics
Article Outline
- INTRODUCTION
- RESULTS
- Power dissipation
- Clock phase stability
- Logic gates
- Bit-error rate
- DISCUSSION
RELATED DATABASES
KEYWORDS and PACS
ARTICLE DATA
-
Q. P. Herr, A. D. Smith, and M. S. Wire, Appl. Phys. Lett. 80, 3210 (2002)APPLAB000080000017003210000001.
M. Klein and A. Mukherjee, Appl. Phys. Lett. 40, 744 (1982)APPLAB000040000008000744000001.
Q. P. Herr and M. J. Feldman, Appl. Phys. Lett. 69, 694 (1996)APPLAB000069000005000694000001.
M. Bin, M. G. Gaidis, J. Zmuidzinas, and T. G. Phillips, Appl. Phys. Lett. 68, 1714 (1996)APPLAB000068000012001714000001.
Access to article objects (figures, tables, multimedia) requires a subscription; log in to view available files.
(Access to supplementary files, where available, is free for this journal.)

















This Publication
Scitation
SPIN
Google Scholar
PubMed